...
| Field Name | Bit | Access | Description |
| Mask bit | 31:16 | RW | Write valid bit for each LSB 16 bits The 16 bits map to corresponding LSB 16bits. Write 1 to valid the corresponding bit writing |
Reserved | 15:910 | RO | RESERVED |
AXI GLOBAL CLKEN | 89 | RW | AXI GLOBAL Hardware IP Clock Enable |
ICM CLKEN | 78 | RW | ICM Hardware IP Clock Enable |
L2SW CLKEN | 67 | RW | L2SW Hardware IP Clock Enable |
FPGA CLKEN | 56 | RW | FPGA Hardware IP Clock Enable |
FIO CTL CLKEN | 45 | RW | FIO CTL Hardware IP Clock Enable |
DUMMY MASTER CLKEN | 34 | RW | DUMMY MASTER Hardware IP Clock Enable |
UADBG CLKEN | 23 | RW | UADBG Hardware IP Clock Enable |
DISP PWM CLKEN | 12 | RW | DISP PWM Hardware IP Clock Enable |
| Reserved | 1 | RW | RESERVED |
OSD0 CLKEN | 0 | RW | OSD0 Hardware IP Clock Enable |
...