...

...

...

...

...

The aim of this document is to explain how to setup pins of SP7350 in device-tree source. SP7350 has 106 general purpose IO (GPIO) pins which are multiplexed with other special functions, like eMMC device, SPI-NOR flash, SPI-NAND flash, Ethernet PHY (RGMII or RMII interface), UART, I2C pins, and etc.

The following sections will explain how to setup GPIOs and special function pins in device-tree source file. Note that the same device-tree source file is used by U-Boot and Linux in SP7350. Both Pinctrl drivers support generic helper bindings.

...

Table of Contents

function

The function to be applied on particular pins or groups. See section "Functions" below.

pins

The pins to apply the properties to. See section "Pins" below.

groups

The group to apply the properties to. See section "Groups" below.

Functions

We define a bunch of functions as listed in appendix Function-group Table below.

Pins

...

IO Pins

In the Linux, name of IO pin is in form of GPIO(id), like GPIO0, GPIO1, GPIO2, GPIO99…, GPIO105, and etc. There are two kinds of GPIO pins. One is 1.8V GPIO pins, and the other is 1.8V/3.0V Dual Voltage IO (DVIO) pins. Beside configure 1.8V or 3.0V power to power supply to a DVIO group in your circuit boards (hardware), you need to setup MS control in device-tree source. Refer to groups of GPIO and DVIO in appendix GPIO Table below for details.

Groups

We define a bunch of groups as listed in appendix Function-group Table below.

Generic helper bindings

pinmux

1. Set a single pin to function "GPIO"

• set "GPIO0" to function"GPIO"

pinmux_example {
    function = "GPIO";
    pins = "GPIO0";
};

2. Set several pins to function "GPIO"

• set "GPIO0" and "GPIO1" to function"GPIO"

pinmux_example {
    function = "GPIO";
    pins = "GPIO0", "GPIO1";
};

3. Set a group of pins to a particular function

• set group "UART0_X1" to function "UART0"

pinmux_example {
    function = "UART0";
    group = "UART0_X1";
};

pinconf

1. bias-disable

• description

Disable any pin bias on the pin.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    bias-disable;
    :
    :
};

2. bias-high-impedance

• description

The pin will be set to a high impedance mode, also know as "third-state" (tri-state) or "high-Z" or "floating".

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    bias-high-impedance;
    :
    :
};

3. bias-pull-up

• description

The pin will be pulled up.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    bias-pull-up;
    :
    :
};

4. bias-pull-down

• description

The pin will be pulled down.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    bias-pull-down;
    :
    :
};

5. drive-open-drain

• description

The pin will be driven with open drain (open collector) which means it is usually wired with other output ports which are then pulled up with an external resistor. Setting this config will enable open drain mode.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    drive-open-drain;
    :
    :
};

6. drive-strength-microamp

• description

The pin will sink or source at most the current passed as argument.

• argument

The argument is in uA.

See linux/kernel/include/dt-bindings/pinctrl/sppctl-config-sp7350.h for selectable argument.

• usage

pinconf_example {
	:
    :
    /* source current 1100uA for GPIO*/
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_1100_IOL_1100UA>; 
    :
    :
};

pinconf_example {
	:
    :
    /* source current 5100uA for DVIO*/
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_5100_IOL_6200UA>;
    :
    :
};

7. input-enable

• description

Enable the pin's inputThese IO pins of SP7350 are categorized, based on their operating voltage, into two groups:

• Single-supply IO pins: The IO pins operate on a single power supply, specifically at 1.8V.

• Dual-supply IO pins: The IO pins offer a dual power supply option, supporting both 1.8V and 3.0V. These pins are referred to as DVIO pins in the subsequent sections.

Refer to table below for a breakdown of power domain, supplying voltage, pin name (hardware pin name), supplying power pins of all IO pins of SP7350:

Voltage Mode Select

Beyond configuring the 1.8V or 3.0V power to supply pins of a DVIO group in circuit boards (hardware), setting up the voltage mode select (ms control) control-bits is crucial for the normal operation of IO pins. The following properties configure voltage mode select control-bits in the Device Tree Source (DTS) file:

These properties should be set in the pinctrl node in the DTS file. For example:

pctl: pinctrl@f8800080 {
		:
		:
		sunplus,ms-dvio-group-0 = “1V8“;
		sunplus,ms-dvio-group-1 = “3V0“;
		sunplus,ms-dvio-ao-group-2 = “1V8“;
		:
};

Default voltage is “3V0”.

Pin Multiplexing Nodes

• function - the multiplex function to select.

• groups - the list of groups to select with this function. Either this or "pins" must be specified.

• pins - the list of pins to select with this function. Either this or "groups" must be specified.

Refer to examples below:

Set a Single Pin to GPIO function

pinmux_example {
    function = "GPIO";
    pins = "GPIO0";
};

Set pin GPIO0 to GPIO function.

Set Several Pins to GPIO function

pinmux_example {
    function = "GPIO";
    pins = "GPIO0", "GPIO1", "GPIO10";
};

Set pins GPIO0, GPIO1, GPIO10 to GPIO function.

Set a Group of Pins to a Specified Function

pinmux_example {
    function = "UART0";
    groups = "UART0_X1";
};

Set a group of pins, whose group-name is UART0_X1, to UART0 function. Actually, the group includes pins GPIO50 and GPIO51.

Refer to Function-group Table in appendix.

Pin Configuration Nodes

1. bias-disable

• description

Disable any pin bias on the pin.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    inputbias-enabledisable;
    :
    :
};

...

2. bias-high-

...

2. impedance

• description

Disable the pin's inputThe pin will be set to a high impedance mode, also know as "third-state" (tri-state) or "high-Z" or "floating".

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    inputbias-high-disableimpedance;
    :
    :
};

...

3. bias-

...

3. pull-

...

3. up

• description

This will configure an input pin to run in schmitt-trigger modeThe pin will be pulled up.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    inputbias-schmittpull-enableup;
    :
    :
};

...

4. bias-

...

4. pull-

...

4. down

• description

This will disable the pin's Schmitt-trigger modeThe pin will be pulled down.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    inputbias-schmittpull-disabledown;
    :
    :
};

...

5. drive-open-

...

5. drain

• description

This will enable the pin's output mode without driving a value thereThe pin will be driven with open drain (open collector) which means it is usually wired with other output ports which are then pulled up with an external resistor. Setting this config will enable open drain mode.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    outputdrive-open-enabledrain;
    :
    :
};

...

6. drive-strength-

...

6. microamp

• description

This will disable the pin's output modeThe pin will sink or source at most the current passed as argument.

• argument

The argument is ignoredin uA.

See linux/kernel/include/dt-bindings/pinctrl/sppctl-config-sp7350.h for selectable argument.

• usage

pinconf_example {
	:
    :
    output-disable;
    :/* source current 1100uA for GPIO*/
    :
};

13. output-high

• description

This will configure the pin as output and drive high level on the line.

• argument

The argument is ignored.

...

drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_1100_IOL_1100UA>; 
    :
    :
};

pinconf_example {
	:
    :
    /* source current 5100uA for DVIO*/
  output-high  drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_5100_IOL_6200UA>;
    :
    :
};

...

7. input-

...

7. enable

• description

This will configure the pin as output and drive low level on the lineEnable the pin's input.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    outputinput-lowenable;
    :
    :
};

...

8. input-

...

8. disable

• description

This will invert Disable the pin's input value. High level as 0, Low level as 1.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    sunplus,input-invert-enabledisable;
    :
    :
};

...

9. input-

...

9. schmitt-enable

• description

This will invert the pin's output value. 1 as low level, 0 as high level.configure an input pin to run in Schmitt-trigger mode.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    sunplus,outputinput-invertschmitt-enable;
    :
    :
};

...

10. input-

...

10. schmitt-disable

• description

This will normalize disable the pin's input value. High level as 1, Low level as 0.Schmitt-trigger mode.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    sunplus,input-invertschmitt-disable;
    :
    :
};

...

11. output-

...

11. enable

• description

This will normalize enable the pin's output mode without driving a value . 1 as high level, 0 as low level.there.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    sunplus,output-invert-disableenable;
    :
    :
};

...

12. output-disable

• description

The pin will be pulled up strongly.

This will disable the pin's output mode.

• argument

The argument is ignored.

...

pinconf_example {
	:
    :
    sunplus,bias-strong-pull-upoutput-disable;
    :
    :
};

13. output-high

DTS

Device-tree source files of SP7350 are located in linux/kernel/arch/arm64/boot/dts/sunplus/.

Here lists all files for SP7350 boards:

Example

GPIO

SP7350 has 106 general purpose IO (GPIO) pins. Most of them are multiplexed with other special function pins. This section explains how to modify device-tree source file to set up GPIO pins as digital input or output pins.

1. Define GPIO in device-tree source file

Every single device has a node in device-tree source (dts) file in Linux. Property pinctrl-0 (or pinctrl-1, pinctrl-2,… if a device has more states) is used to point at pin configuration node within pin controller (node pinctrl@f8800080 in SP7350). Pin configuration nodes (sub-nodes in node pinctrl@f8800080 ) define the actual pins assignment.

...

• description

This will configure the pin as output and drive high level on the line.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    output-high;
    :
    :
};

14. output-low

• description

This will configure the pin as output and drive low level on the line.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    output-low;
    :
    :
};

15. sunplus,input-invert-enable

• description

This will invert the pin's input value. High level as 0, Low level as 1.

• argument

The argument is ignored.

• usage

u3phy0: uphy@f80bd000 pinconf_example {
    	:
    :
    pinctrl-names = "default";
 sunplus,input-invert-enable;
    :
  pinctrl-0 = <&typec_pins>; :
};

16. sunplus,output-invert-enable

• description

This will invert the pin's output value. 1 as low level, 0 as high level.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
typec-gpios = <&pctl 98 GPIO_ACTIVE_HIGH> sunplus,output-invert-enable;
    :
    :
};

where property pinctrl-0 sets up pins of uphy@f80bd000 device for "default" state. It is a handle (an address) to sub-node of pin-controller node.

Property typec-gpios defines one GPIO pin to GPIO98 of pin controller. Linux driver can get GPIO descriptors using the property. pctl is a handle (an address) to pin controller.

...

17. sunplus,input-invert-disable

• description

This will normalize the pin's input value. High level as 1, Low level as 0.

• argument

The argument is ignored.

• usage

typec_pins: pinmux_typec-pins {
 pinconf_example {
	:
    :
  pins = "GPIO98" sunplus,input-invert-disable;
    function:
= "GPIO";    :
};

2. Manipulate GPIO in Linux driver

...

18. sunplus,output-invert-disable

• description

This will normalize the pin's output value. 1 as high level, 0 as low level.

• argument

The argument is ignored.

• usage

struct gpio_desc *typec_gpio;
:
:
// Get typec_gpio.
typec_gpio = devm_gpiod_get(&pdev->dev, "typec", GPIOD_OUT_HIGH);
if (!IS_ERR(typec_gpio)) {
    printk(KERN_INFO "typec_gpio is at GPIO[%d].\n", desc_to_gpio(typec_gpio));
}
:
:
gpiod_set_value(typec_gpio, 0);
:

3. Setup and access GPIO using sysfs

Users can setup and access GPIO using sysfs interface. Path of gpio of sysfs is /sys/class/gpio. Enter into the folder and use ls command to list contents:

~ # cd /sys/class/gpio
/sys/class/gpio # ls
export     gpiochip0  unexport
/sys/class/gpio #

...

Example 1: Set up GPIO0 as output pin using echo command.

First, use echo command to export GPIO0:

/sys/class/gpio # echo 0 > export
/sys/class/gpio # ls
GPIO0      export     gpiochip0  unexport
/sys/class/gpio #

Folder GPIO0 was created. contents are:

/sys/class/gpio # ls GPIO0
active_low  direction   subsystem   value
device      power       uevent
/sys/class/gpio #

where active_low, direction and value are control interface.

Use echo command to setup GPIO0 as output port.

/sys/class/gpio # echo out > GPIO0/direction
/sys/class/gpio # cat GPIO0/direction
out
/sys/class/gpio #

Read-back value of "out" means GPIO0 is set as output port.

Next, use echo command to write values to the port.

/sys/class/gpio # echo 1 > GPIO0/value
/sys/class/gpio # cat GPIO0/value
1
/sys/class/gpio # echo 0 > GPIO0/value
/sys/class/gpio # cat GPIO0/value
0
/sys/class/gpio #

Example 2：Setup GPIO0 as input port.

/sys/class/gpio # echo 0 > export
/sys/class/gpio # ls
GPIO0 		export     gpiochip0  unexport
/sys/class/gpio # echo in > GPIO0/direction
/sys/class/gpio # cat GPIO0/direction
in
/sys/class/gpio # cat GPIO0/value
1
/sys/class/gpio #

GPIO0 is set as input port and the read-back value of the input port is 1.

Exported GPIO can be unexported:

/sys/class/gpio # ls
GPIO0      export     gpiochip0  unexport
/sys/class/gpio # echo 0 > unexport
/sys/class/gpio # ls
export     gpiochip0  unexport
/sys/class/gpio #

SFP

Some devices pins of SP7350 are multiplexed to specified pin-group of SP7350. This section explains how to modify device-tree source file to enable pins of those devices.

Every device should have a node in device-tree source (dts) file in Linux. Property pinctrl-0 (or pinctrl-1, pinctrl-2,… if a device has more states) is used to point at pin configuration node within pin controller (node pinctrl@f8800080 in SP7021). Pin configuration nodes (sub-nodes in node pinctrl@f8800080 ) define the actual pins assignment. For examples:

pinmux

1. eMMC device:

Pins of eMMC of SP7350, [D5, D3, D4, D0, D1, CLK, D2, D7, D6, CMD, DS], can be multiplexed to pin-group GPIO [20, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37] .

To set up eMMC pins, users need to add properties pinctrl-names and pinctrl-0 to eMMC node mmc@f8003b00 in device-tree source file. For example:

mmc0: mmc@f8003b00 {
    :
    :
    pinctrl-names = "default";
    pinctrl-0 = <&emmc_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_emmc-pins of node pinctrl@f8800080.

emmc_pins: pinmux_emmc-pins {pinconf_example {
	:
    :
    sunplus,output-invert-disable;
    :
    :
};

19. sunplus,bias-strong-pull-up

• description

The pin will be pulled up strongly.

• argument

The argument is ignored.

• usage

pinconf_example {
	:
    :
    sunplus,bias-strong-pull-up;
    :
    :
};

DTS Files

Device-tree source files of SP7350 are located in linux/kernel/arch/arm64/boot/dts/sunplus/.

Here lists all files for SP7350 boards:

Example

Voltage Mode Select

For 1.8V/3.0V Dual Voltage IO (DVIO) pins, we need to select their voltage in pinctrl top node in DTS file. For example,

pctl: pinctrl@f8800080 {
    compatible = "sunplus,sp7350-pctl";
    :
    :
    sunplus,ms-dvio-group-0 = "1V8";
    sunplus,ms-dvio-group-1 = "1V8";
    sunplus,ms-dvio-ao-group-0 = "1V8";
    sunplus,ms-dvio-ao-group-1 = "3V0";
    sunplus,ms-dvio-ao-group-2 = "3V0";
    :
    :
};

In this example, DVIO groups 0 and 1 are configured to operate at 1.8V, while DVIO AO group 0 is designated with a voltage setting of 1.8V. Conversely, DVIO AO groups 1 and 2 are specifically set to operate at 3.0V. It is crucial to note that in the absence of a specified selection, the default voltage for these groups is set to 3.0V.

GPIO

SP7350 has 106 general purpose IO (GPIO) pins. Most of them are multiplexed with other special function pins. This section explains how to modify device-tree source file to set up GPIO pins as digital input or output pins.

Define GPIO in device-tree source file

Every single device has a node in device-tree source (dts) file in Linux. Property pinctrl-0 (or pinctrl-1, pinctrl-2,… if a device has more states) is used to point at pin configuration node within pin controller (node pinctrl@f8800080 in SP7350). Pin configuration nodes (sub-nodes in node pinctrl@f8800080 ) define the actual pins assignment.

Users need to add properties pinctrl-names and pinctrl-0 to a node (device) in device-tree source file to set up GPIOs as digital input or output pins for a device . For example:

u3phy0: uphy@f80bd000 {
    :
    :
    pinctrl-names = "default";
    pinctrl-0 = <&typec_pins>;
    typec-gpios = <&pctl 98 GPIO_ACTIVE_HIGH>;
    :
    :
};

where property pinctrl-0 sets up pins of uphy@f80bd000 device for "default" state. It is a handle (an address) to sub-node of pin-controller node.

Property typec-gpios defines one GPIO pin to GPIO98 of pin controller. Linux driver can get GPIO descriptors using the property. pctl is a handle (an address) to pin controller.

The following device-tree source of SP7350 shows definitions of sub-node pinmux_typec-pins of node pinctrl@f8800080.

typec_pins: pinmux_typec-pins {
    function = "GPIO";
    pins = "GPIO98";
};

Setting GPIO Characteristics

GPIO pins' characteristics, such as setting them to high, low, or configuring additional features, can also be directly specified within the pin node. For instance, we extend the previous example to add GPIO0 and GPIO1 and configure them as input and output, respectively. We introduce the extra_gpio_pins node label after typec_pins:

u3phy0: uphy@f80bd000 {
    :
    :
    pinctrl-names = "default";
    pinctrl-0 = <&typec_pins &extra_gpio_pins>;
    typec-gpios = <&pctl 98 GPIO_ACTIVE_HIGH>;
    :
    :
};

Add extra_gpio-pins node and label as shown below:

typec_pins: pinmux_typec-pins {
    function = "GPIO";
    pins = "GPIO98";
};

extra_gpio_pins: extra_gpio-pins {
    gpio0_pinconf {
        function = "GPIO";
        pins = "GPIO0";
        input-enable;
        input-schmitt-enable;
    };

    gpio1_pinconf {
        function = "EMMCGPIO";
        groupspins = "EMMC";
};

String“EMMC” is defined for the only pin-group of eMMC.

That is, GPIO [20, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37]. See section "Appendix/group_table".

2. GMAC

...

GPIO1";
        output-enable;
        output-low;
        drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_1100_IOL_1100UA>;
    };
};

In the extra_gpio-pins node, GPIO0 is configured as an input with Schmitt trigger. Meanwhile, GPIO1 is configured as an output set to low, with a specified drive strength.

Special Function Pins

Some devices pins of SP7350 are multiplexed to specified pin-group of SP7350. This section explains how to modify device-tree source file to enable pins of those devices.

Every device should have a node in device-tree source (dts) file in Linux. Property pinctrl-0 (or pinctrl-1, pinctrl-2,… if a device has more states) is used to point at pin configuration node within pin controller (node pinctrl@f8800080 in SP7021). Pin configuration nodes (sub-nodes in node pinctrl@f8800080 ) define the actual pins assignment. For examples:

pinmux

1. eMMC device:

Pins of eMMC of SP7350, [D5, D3, D4, D0, D1, CLK, D2, D7, D6, CMD, DS], can be multiplexed to pin-group GPIO [320, 428, 529, 630, 1331, 1432, 1033, 1134, 735, 8, 15, 16, 9, 1236, 37].

To set up GMAC eMMC pins, users need to add properties pinctrl-names and pinctrl-0 to GMAC eMMC node stmmac@f8103000 mmc@f8003b00 in device-tree source file. For example:

ethernetmmc0: stmmac@f8103000mmc@f8003b00 {
    	:
  	  :
    	pinctrl-names = "default";
  	  pinctrl-0 = <&gmacemmc_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_gmacemmc-pins of node pinctrl@f8800080.

gmacemmc_pins: pinmux_gmacemmc-pins {
    function = "GMACEMMC";
    groups = "GMAC_RGMIIEMMC";
};

String“GMAC_RGMIIEMMC” is defined for the only pin-group of GMAC.That is, eMMC which is mapped to GPIO [320, 428, 529, 630, 1331, 1432, 1033, 1134, 735, 8, 15, 16, 9, 12]. See section "Appendix/group_table".

3. SD Card

Pins of SD card of SP7350, [D1, D0, CLK, CMD, D3, D236, 37]. Refer to "Function-group Table" in Appendix.

2. GMAC

Pins of GMAC of SP7350, [RXC, RXDV, RXD0, RXD1, RXD2, RXD3, TXC, TXEN, TXD0, TXD1, TXD2, TXD3, MDC, MDIO], can be multiplexed to pin-group GPIO [38, 39, 40, 41, 42, 433, 4, 5, 6, 13, 14, 10, 11, 7, 8, 15, 16, 9, 12].

To set up SD card GMAC pins, users need to add properties pinctrl-names and pinctrl-0 to SD card GMAC node mmc@f8003e80 stmmac@f8103000 in device-tree source file. For example:

mmc1ethernet: mmc@f8003e80stmmac@f8103000 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&sdcardgmac_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_sdcardgmac-pins of node pinctrl@f8800080.

sdcardgmac_pins: pinmux_sdcardgmac-pins {
    function = "SD_CARDGMAC";
    groups = "SDGMAC_CARDRGMII";
};

String“SDGMAC_CARDRGMII” is defined for the pin-group of SD card.

That is, GPIO [38, 39, 40, 41, 42, 43]. See section "Appendix/group_table".

4. SDIO

Pins of SDIO GMAC which is mapped to GPIO [3, 4, 5, 6, 13, 14, 10, 11, 7, 8, 15, 16, 9, 12]. Refer to "Function-group Table" in Appendix.

3. SD Card

Pins of SD card of SP7350, [D1, D0, CLK, CMD, D3, D2], can be multiplexed to pin-group GPIO [4438, 4539, 4640, 4741, 4842, 4943].

To set up SDIO SD card pins, users need to add properties pinctrl-names and pinctrl-0 to SDIO SD card node sdio@f8008400 mmc@f8003e80 in device-tree source file. For example:

sdiommc1: sdio@f8008400mmc@f8003e80 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&sdiosdcard_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_sdiosdcard-pins of node pinctrl@f8800080.

sdiosdcard_pins: pinmux_sdiosdcard-pins {
    function = "SDIOSD_CARD";
    groups = "SDIOSD_CARD";
};

String“SDIOSD_CARD” is defined for the pin-group of SDIO.That is, SD card which is mapped to GPIO [4438, 4539, 4640, 4741, 4842, 4943]. See section "Appendix/group_table".

5. SPI-NOR FLASH

Pins of SPI-NOR FLASH Refer to "Function-group Table" in Appendix.

4. SDIO

Pins of SDIO of SP7350, [D2D1, D0, CLK, D1CMD, D3, CSB, D0D2], can be multiplexed to pin-group GPIO [2144, 2245, 2346, 2447, 2548, 2649].

To set up SPI-NOR FLASH SDIO pins, users need to add properties pinctrl-names and pinctrl-0 to SPI-NOR FLASH node spinor@f8000b00 SDIO node sdio@f8008400 in device-tree source file. For example:

sp_spinor0sdio: spinor@f8000b00sdio@f8008400 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&spisdio_nor_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_spi_norsdio-pins of node pinctrl@f8800080.

spi_norsdio_pins: pinmux_spi_norsdio-pins {
    function = "SPI_FLASHSDIO";
    groups = "SPI_FLASHSDIO";
};

String“SPI_FLASHSDIO” is defined for the pin-group of SPI-NOR FLASH.That is, SDIO which is mapped to GPIO [2144, 2245, 2346, 2447, 2548, 2649]. See section "Appendix/group_table"Refer to "Function-group Table" in Appendix.

5. SPI-

...

5. NOR Flash

Pins of SPI-NAND FLASH NOR flash of SP7350, [D0, D2, CLK, D1, D3, CSB, D0], can be multiplexed to pin-group GPIO [3021, 3122, 3223, 3324, 3425, 3526].

To set up pins of SPI-NAND FLASH pinsNOR flash, users need to add properties pinctrl-names and pinctrl-0 to SPI-NAND FLASH NOR flash node spinand@f8002b80 spinor@f8000b00 in device-tree source file. For example:

spinand0sp_spinor0: spinand@f8002b80spinor@f8000b00 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&spi_nandnor_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_spi_nandnor-pins of node pinctrl@f8800080.

spi_nandnor_pins: pinmux_spi_nandnor-pins {
    function = "SPI_NANDFLASH";
    groups = "SPI_NAND_X1FLASH";
};

String“SPI_NAND_X1FLASH” is defined for the pin-group of SPI-NAND NOR FLASH .That is, which is mapped to GPIO [3021, 3122, 3223, 3324, 3425, 3526]. See section "Appendix/group_table".

...

Refer to "Function-group Table" in Appendix.

6. SPI-NAND Flash

Pins of 8bitSPI-NAND FLASH flash of SP7350, [RDY0D0, WP_B, CE_B, RE_B, CLE, ALE, WE_B, D0, D1, D2, D3, D4, D5, D6, D7D2, CLK, D1, D3, CSB], can be multiplexed to either pin-group GPIO [20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36] or pin-group GPIO [21, 22, 23, 24, 25, 26].

To set up 8bitpins of SPI-NAND FLASH pinsflash, users need to add properties pinctrl-names and pinctrl-0 to 8bitSPI-NAND FLASH flash node paranand@f8120000 spinand@f8002b80 in device-tree source file. For example:

paranand0spinand0: paranand@f8120000spinand@f8002b80 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&paraspi_nand_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_paraspi_nand-pins of node pinctrl@f8800080.

paraspi_nand_pins: pinmux_paraspi_nand-pins {
    function = "PARASPI_NAND";
    groups = "PARA_NAND";
};

String“PARA_NAND” is defined for the pin-group of 8bit-NAND FLASH.

...

"SPI_NAND_X1";
};

String “SPI_NAND_X1” is defined for the pin-group 1 of SPI-NAND flash which is mapped to GPIO [30, 31, 32, 33, 34, 35]. Users can also use string “SPI_NAND_X2” for the pin-group 2 which is mapped to GPIO [21, 22, 23, 24, 25, 26]. Refer to "Function-group Table" in Appendix.

7. 8-bit NAND Flash

Pins of 8-bit NAND flash of SP7350, [RDY0, WP_B, CE_B, RE_B, CLE, ALE, WE_B, D0, D1, D2, D3, D4, D5, D6, D7], can be multiplexed to pin-group GPIO [20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36].

See section "Appendix/group_table".

8. UART0

Pins of UART0 of SP7350, [TXD, RXD], can be multiplexed to pin-group GPIO [50, 51, 35, 36].

To set up UART0 8-bit NAND FLASH pins, users need to add properties pinctrl-names and pinctrl-0 to UART0 node serial@f8801900 8-bit NAND flash node paranand@f8120000 in device-tree source file. For example:

uart0paranand0: serial@f8801900paranand@f8120000 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&uart0para_nand_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_para_uart0nand-pins of node pinctrl@f8800080.

uart0para_nand_pins: pinmux_uart0para_nand-pins {
    function = "UART0PARA_NAND";
    groups = "UART0PARA_X1NAND";
};

String“UART0PARA_X1NAND” is defined for the pin-group of UART0.

That is, GPIO [50, 51]. See section "Appendix/group_table".

9. UART1

Pins of UART1 8-bit NAND flash which is mapped to GPIO [20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36]. Refer to "Function-group Table" in Appendix.

8. UART0

Pins of UART0 of SP7350, [TXD, RXD, RTS_D, CTS_D], can be multiplexed to either pin-group GPIO [52, 53, 54, 5550, 51] or pin-group GPIO [68, 69].

To set up UART1 UART0 pins, users need to add properties pinctrl-names and pinctrl-0 to UART1 UART0 node serial@f8801980 serial@f8801900 in device-tree source file. For example:

uart1uart0: serial@f8801980serial@f8801900 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&uart1_pins &uart1_fc_uart0_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_uart1-pins and pinmux_uart1_fc-pins of node pinctrl@f8800080.

...

...

pinmux_uart0-pins of node pinctrl@f8800080.

uart0_pins: pinmux_uart1_fcuart0-pins {
    function = "UART1_FCUART0";
    groups = "UART1UART0_FC_X1";
};

String“UART1_X1”and "UART1_FC_X1" are defined for the pin-groups of UART1.That is, UART0_X1” is defined for the pin-group 1 of UART0 which is mapped to GPIO [50, 51]. Users can also use string “UART0_X2” is defined for the pin-group 2 which is mapped to GPIO [68, 69]. Refer to "Function-group Table" in Appendix.

9. UART1

Pins of UART1 of SP7350, [TXD, RXD], can be multiplexed to either pin-group GPIO [52, 53] and [54, 55]. See section "Appendix/group_table".

10. I2C0

Pins of I2C0 or pin-group GPIO [64, 65]. Flow-control pins of UART1 of SP7350, [CLKRTS, DATACTS], can be multiplexed to either pin-group GPIO [68, 6954, 55] or pin-group GPIO [66, 67].

To set up I2C0 UART1 pins, users need to add properties pinctrl-names and pinctrl-0 to I2C0 node i2c@f8828000 in device-tree source file. For pinctrl-names and pinctrl-0 to UART1 node serial@f8801980 in device-tree source file. For example:

uart1: serial@f8801980 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&uart1_pins>;
    :
    :
};

If flow-control is needed, for example:

i2c0uart1: i2c@f8828000serial@f8801980 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&i2c_combo0uart1_pins &uart1_fc_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definition of sub-nodes pinmux_uart1-pins and pinmux_i2cuart1_combo0fc-pins of node pinctrl@f8800080.

uart1_pins: pinmux_uart1-pins {
    function = "UART1";
    groups = "UART1_X1";
};

uart1_fc_pins: pinmux_i2cuart1_combo0fc-pins {
    function = "I2CUART1_COMBO0FC";
    groups = "I2CUART1_COMBO0FC_X1";
};

String“I2C_COMBO0UART1_X1” is defined for the pin-group of I2C0.

That is, GPIO [68, 69]. See section "Appendix/group_table".

11. PWM

Pins of PWM of SP7350, [PWM_CH0] [PWM_CH1] [PWM_CH2] [PWM_CH3]1 of UART1 which is mapped to GPIO [52, 53]. Users can also use string“UART1_X2” for the pin-group 2 which is mapped to GPIO [64, 65].

String "UART1_FC_X1" are defined for the pin-groups 1 of flow-control of UART1 which is mapped to GPIO [54, 55]. Users can also use string "UART1_FC_X2" for the pin-groups 2 which is mapped to GPIO [54, 55]. Refer to "Function-group Table" in Appendix.

10. I2C0

Pins of I2C0 of SP7350, [CLK, DATA], can be multiplexed to either pin-group GPIO [78]68, [79], [60], [6169] or pin-group GPIO [54, 55].

To set up PWM pins, users need to add properties pinctrl-names and pinctrl-0 to PWM node pwm@f8800d80 in device-tree source file. For example:

pwm: pwm@f8800d80 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&pwm0_pins &pwm1_pins &pwm2_pins &pwm3_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definitions of sub-nodes

pinmux_pwm0-pins，pinmux_pwm1-pins，pinmux_pwm2-pins，pinmux_pwm3-pins

of node pinctrl@f8800080.I2C0 pins, users need to add properties pinctrl-names and pinctrl-0 to I2C0 node i2c@f8828000 in device-tree source file. For example:

pwm0_pins: pinmux_pwm0-pinsi2c0: i2c@f8828000 {
  	:
 function = "PWM0";
    groups	:
  	pinctrl-names = "PWM0_X1default";
};  pwm1_pins: pinmux_pwm1-pins {
    function = "PWM1"	pinctrl-0 = <&i2c_combo0_pins>;
    groups:
= "PWM1_X1"; };  pwm2_pins:
};

The following device-tree source of SP7350 shows definition of sub-nodes

pinmux_i2c_

...

combo0-pins of node pinctrl@f8800080.

i2c_combo0_pins: pinmux_i2c_pwm3combo0-pins {
    function = "PWM3I2C_COMBO0";
    groups = "PWM3I2C_COMBO0_X1";
};

String“PWM0I2C_COMBO0_X1” is defined for the pin-group 1 of I2C0 which is mapped to GPIO [68, 69]. Users can also use string“I2C_COMBO0_X1” for the pin-group 2 of PWM0. That is, GPIO [78].

String“PWM1_X1” is defined for the pin-group of PWM1. That is, GPIO [79].

String“PWM2_X1” is defined for the pin-group of PWM2. That is, GPIO [60].

String“PWM3_X1” is defined for the pin-group of PWM3. That is, GPIO [61].

See section "Appendix/group_table".

pinconf

1. One configuration to all pins.

Pin configuration will be applied to all pins included by property "pins" or "groups". For exampleI2C0 which is mapped to GPIO [54, 55]. Refer to "Function-group Table" in Appendix.

11. PWM

PWM0 of SP7350 can be multiplexed to either pin-group GPIO [78] or pin-group GPIO [58]. PWM1 can be multiplexed to either pin GPIO [79] or GPIO [59]. PWM2 can be multiplexed to either pin-group GPIO [60] or pin-group GPIO [92]. PWM3 can be multiplexed to either pin-group GPIO [61] or pin-group GPIO [93].

To set up PWM pins, users need to add properties pinctrl-names and pinctrl-0 to PWM node pwm@f8800d80 in device-tree source file. For example, set up PWM0:

pwm: pwm@f8800d80 {
  	:
  	:
  	pinctrl-names = "default";
  	pinctrl-0 = <&pwm0_pins>;
    :
    :
};

Or, for example, set up PWM0, PWM1, PWM2, PWM3:

uart0_pinspwm: pinmux_uart0-pinspwm@f8800d80 {
  	groups:
= "UART0_X1";
 	:
   function	pinctrl-names = "UART0default";
    drive-strength-microamp	pinctrl-0 = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

"drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;" indicates that setting drive strength to 15.2mA on GPIO50 and GPIO51 included by group "UART0_X1".

2. Different configurations to different pins.

...

<&pwm0_pins &pwm1_pins &pwm2_pins &pwm3_pins>;
    :
    :
};

The following device-tree source of SP7350 shows definitions of sub-nodes

pinmux_pwm0-pins, pinmux_pwm1-pins, pinmux_pwm2-pins, pinmux_pwm3-pins

of node pinctrl@f8800080.

uart0pwm0_pins: pinmux_uart0pwm0-pins {
  	pinmux{  function = "PWM0";
    groups = "UART0PWM0_X1";
};

pwm1_pins: pinmux_pwm1-pins {
    	function = "UART0PWM1";
    groups = "PWM1_X1";
};

   
pwm2_pins: pinmux_pwm2-pins {
   pinconf_tx {function = "PWM2";
      pinsgroups = "GPIO50PWM2_X1";
};

pwm3_pins: pinmux_pwm3-pins {
    drive-strength-microampfunction = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>"PWM3";
    };groups = "PWM3_X1";

    pinconf_rx {
        pins = "GPIO51";
        drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_17700_IOL_21800UA>;
    };
};

Other supported pin configurations are supposed to be configurated in the same way.

Here lists some examples of pin configuration on sp7350:

1. SD card with typical drive source current 17.7mA（min:6.5mA, Max:34.6mA） for DVIO.

See Appendix/drive_strength_table below.

sdcard_pins: pinmux_sdcard-pins {
    function = "SD_CARD";
    groups = "SD_CARD";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_17700_IOL_21800UA>;
};

2. SDIO with typical drive source current 17.7mA（min:6.5mA, Max:34.6mA） for DVIO.

...

};

String“PWM0_X1” is defined for the pin-group 1 of PWM0 which is mapped to GPIO [78]. Users can also use string“PWM0_X2” for pin group 2 which is mapped to GPIO [58].

String“PWM1_X1” is defined for the pin-group 1 of PWM1 which is mapped to GPIO [79]. Users can also use string“PWM1_X2” for pin group 2 which is mapped to GPIO [59].

String“PWM2_X1” is defined for the pin-group 1 of PWM2 which is mapped to GPIO [60]. Users can also use string“PWM2_X2” for pin group 2 which is mapped to GPIO [92].

String“PWM3_X1” is defined for the pin-group 1 of PWM3 which is mapped to GPIO [61]. Users can also use string“PWM3_X2” for pin group 2 which is mapped to GPIO [93].

Refer to "Function-group Table" in Appendix.

pinconf

1. One Configuration to All Pins.

Pin configuration will be applied to all pins included by property "pins" or "groups". For example:

sdiouart0_pins: pinmux_sdiouart0-pins {
    function = "SDIOUART0";
    	groups = "SDIOUART0_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_1770015200_IOL_21800UA>18700UA>;
};

3. GMAC

• TXD0(GPIO7), TXD1(GPIO8), TXC(GPIO10), TXEN(GPIO11), TXD2(GPIO15), TXD3(GPIO16) with typical drive source current 16.4mA（min:11.3mA, Max:21.6mA） for GPIO.

• RXC(GPIO3), RXDV(GPIO4), RXD0(GPIO5), RXD1(GPIO6), RXD2(GPIO13), RXD3(GPIO14) with typical drive source current 8.2mA（min:5.7mA, Max:10.8mA）for GPIO.

• MDC(GPIO9), MDIO(GPIO12) with typical drive source current 8.2mA（min:5.7mA, Max:10.8mA）for GPIO.

...

"drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;" indicates that setting drive strength to 15.2mA on GPIO50 and GPIO51 included by group "UART0_X1".

2. Different Configurations to Different Pins.

If users want to set different drive strength on GPIO50 and GPIO51 respectively，do as below:

gmacuart0_pins: pinmux_gmacuart0-pins {
  	pinmux{
        function = "GMACUART0";
        	groups = "GMACUART0_RGMIIX1";
    };
    
  pinconf0 {
        pins = "GPIO7","GPIO8","GPIO10","GPIO11","GPIO15","GPIO16";
        drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_16400_IOL_16500UA>;
    };
    
    pinconf1  pinconf_tx {
      	pins = "GPIO3","GPIO4","GPIO5","GPIO6","GPIO13","GPIO14"  pins = "GPIO50";
        drive-strength-microamp = <SPPCTRL_GPIODVIO_DRV_IOH_820015200_IOL_8300UA>18700UA>;
    };
  
    pinconf3pinconf_rx {
        	pins = "GPIO9GPIO51","GPIO12";
        drive-strength-microamp = <SPPCTRL_GPIODVIO_DRV_IOH_820017700_IOL_8300UA>21800UA>;
    };
};

...

Other supported pin configurations are supposed to be configured in the same way.

Here lists some examples of pin configuration on sp7350-ev.dts:

1. SD card with typical drive source current 17.7mA

...

1. (Min: 6.5mA, Max: 34.

...

1. 6mA) for DVIO.

See Appendix/drive_strength_table below.

emmcsdcard_pins: pinmux_emmcsdcard-pins {
    function = "EMMCSD_CARD";
    groups = "EMMCSD_CARD";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_17700_IOL_21800UA>;
};

...

2. SDIO with typical drive source current

...

2. 17.7mA (Min: 6.5mA, Max:

...

2. 34.

...

2. 6mA) for DVIO.

See Appendix/drive_strength_table below.

i2c_combo0sdio_pins: pinmux_i2c_combo0sdio-pins {
    function = "I2C_COMBO0SDIO";
    groups = "I2C_COMBO0_X1SDIO";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_1520017700_IOL_18700UA>21800UA>;
};

...

3. GMAC

• TXD0(GPIO7), TXD1(GPIO8), TXC(GPIO10), TXEN(GPIO11), TXD2(GPIO15), TXD3(GPIO16) with typical drive source current 16.4mA (Min: 11.3mA, Max: 21.6mA) for GPIO.

• RXC(GPIO3), RXDV(GPIO4), RXD0(GPIO5), RXD1(GPIO6), RXD2(GPIO13), RXD3(GPIO14) with typical drive source current

...

• 8.2mA

...

• (Min: 5.

...

• 7mA, Max:

...

• 10.

...

See Appendix/drive_strength_table below.

i2c_combo1_pins: pinmux_i2c_combo1-pins {
    function = "I2C_COMBO1";
    groups = "I2C_COMBO1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

...

• 8mA) for

...

• GPIO.

• MDC(GPIO9), MDIO(GPIO12) with typical drive source current

...

• 8.2mA

...

• (Min: 5.

...

• 7mA, Max:

...

• 10.

...

• 8mA) for

...

• GPIO.

See Appendix/drive_strength_table below.

i2cgmac_combo2_pins: pinmux_i2c_combo2gmac-pins {
  	pinmux{
        function = "I2C_COMBO2";
    groups = "I2C_COMBO2_X1"; = "GMAC";
      	groups = "GMAC_RGMII";
    };
  
    pinconf0 {
        pins = "GPIO7","GPIO8","GPIO10","GPIO11","GPIO15","GPIO16";
        drive-strength-microamp = <SPPCTRL_DVIOGPIO_DRV_IOH_1520016400_IOL_18700UA>16500UA>;
 };

8. I2C3 with typical drive source current 9.9mA（min:6.8mA, Max:13.0mA） for GPIO.

See Appendix/drive_strength_table below.

i2c_combo3_pins: pinmux_i2c_combo3-pins {
    function = "I2C_COMBO3";
    groups = "I2C_COMBO3";
       };
    
    pinconf1 {
      	pins = "GPIO3","GPIO4","GPIO5","GPIO6","GPIO13","GPIO14";
        drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_99008200_IOL_9900UA>8300UA>;
};

9. I2C6 with typical drive source current 16.4mA（min:11.3mA, Max:21.6mA） for GPIO.

See Appendix/drive_strength_table below.

i2c_combo6_pins: pinmux_i2c_combo6-pins {    };
  
    pinconf3 function{
= "I2C_COMBO6";     groups	pins = "I2C_COMBO6_X1GPIO9","GPIO12";
        drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_164008200_IOL_16500UA>8300UA>;
    };
};

...

4. eMMC with typical drive source current

...

4. 17.7mA (Min: 6.

...

4. 5mA, Max:

...

4. 34.

...

4. 6mA) for

...

4. DVIO.

See Appendix/drive_strength_table below.

i2cemmc_combo7_pins: pinmux_i2c_combo7emmc-pins {
    function = "I2C_COMBO7EMMC";
    groups = "I2C_COMBO7_X1EMMC";
    drive-strength-microamp = <SPPCTRL_GPIODVIO_DRV_IOH_990017700_IOL_9900UA>21800UA>;
};

...

5. I2C0 with typical drive source current 15.2mA

...

5. (Min: 5.6mA, Max: 29.

...

5. 7mA) for DVIO

...

5. .

uart0i2c_combo0_pins: pinmux_uart0i2c_combo0-pins {
    function = "UART0I2C_COMBO0";
    groups = "UART0I2C_COMBO0_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

...

6. I2C1 with typical drive source current 15.2mA

...

6. (Min: 5.6mA, Max: 29.

...

6. 7mA) for DVIO.

uart1i2c_combo1_pins: pinmux_i2c_uart1combo1-pins {
    function = "UART1I2C_COMBO1";
    groups = "UART1I2C_X1COMBO1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

...

7. I2C2 with typical drive source current 15.2mA

...

7. (Min: 5.6mA, Max: 29.

...

7. 7mA) for DVIO.

See Appendix/drive_strength_table below.

uart2i2c_combo2_pins: pinmux_uart2i2c_combo2-pins {
    function = "UART2I2C_COMBO2";
    groups = "UART2I2C_COMBO2_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

...

8. I2C3 with typical drive source current

...

8. 9.9mA (Min: 6.8mA, Max:

...

8. 13.

...

8. 0mA) for GPIO.

uart3i2c_combo3_pins: pinmux_uart3i2c_combo3-pins {
    function = "UART3I2C_COMBO3";
    groups = "UART3I2C_X1COMBO3";
    drive-strength-microamp = <SPPCTRL_DVIOGPIO_DRV_IOH_152009900_IOL_18700UA>9900UA>;
};

...

9. I2C6 with typical drive source current

...

9. 16.4mA (Min: 11.3mA, Max:

...

9. 21.

...

9. 6mA)for GPIO

...

9. .

uadbgi2c_combo6_pins: pinmux_i2c_uadbgcombo6-pins {
    function = "UADBGI2C_COMBO6";
    groups = "UADBGI2C_COMBO6_X1";
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_660016400_IOL_6600UA>16500UA>;
};

...

10. I2C7 with typical drive source current

...

10. 9.9mA (Min: 6.8mA, Max:

...

10. 13.

...

10. 0mA) for GPIO

...

10. .

uart6i2c_combo7_pins: pinmux_i2c_uart6combo7-pins {
    function = "UART6I2C_COMBO7";
    groups = "UART6I2C_COMBO7_X1";
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_66009900_IOL_6600UA>9900UA>;
};

...

11. UART0 with typical drive source current

...

11. 15.2mA (Min: 5.6mA, Max:

...

11. 29.

...

11. 7mA) for DVIO.

uart7uart0_pins: pinmux_uart7uart0-pins {
    function = "UART7UART0";
    groups = "UART7UART0_X1";
    drive-strength-microamp = <SPPCTRL_GPIODVIO_DRV_IOH_660015200_IOL_6600UA>18700UA>;
};

Appendix

GPIO Table

...

GPIO #

...

Pin type

...

Pin name

...

Power-supply

...

Power domain

...

0 - 19

...

1.8V GPIO

...

G_MX0 - G_MX19

...

VDDPST18_GPIO

...

Main

...

20

...

1.8V/3.0V DVIO

...

G_MX20

...

VDDPST3018_DVIO_2

...

21 - 27

...

G_MX21 - G_MX27

...

VDDPST3018_DVIO_1

...

28 - 37

...

G_MX28 - G_MX37

...

VDDPST3018_DVIO_2

...

38 - 43

...

G_MX38 - G_MX43

...

AVDDIO_3018_SD

...

44 - 49

...

G_MX44 - G_MX49

...

AVDDIO_3018_SDIO

...

50 - 59

...

AO_MX0 - AO_MX9

...

VDDPST3018_DVIO_AO_1

...

CM4 (AO)

...

60 - 69

...

AO_MX10 - AO_MX19

...

VDDPST3018_DVIO_AO_2

...

70 - 79

...

AO_MX20 - AO_MX29

...

VDDPST3018_DVIO_AO_3

...

80 - 98

...

1.8V GPIO

...

AO_MX30 - AO_MX48

...

VDDPST18_GPIO_AO

...

99 - 105

...

IV_MX0 - IV_MX6

Driving-strength Table of GPIO and DVIO

...

Source current (mA) for GPIO

...

Min Value

...

Typical Value

...

Max Value

...

MACRO

...

0.8

...

1.1

...

1.5

...

SPPCTRL_GPIO_DRV_IOH_1100_IOL_1100UA

...

1.1

...

1.6

...

2.2

...

SPPCTRL_GPIO_DRV_IOH_1600_IOL_1700UA

...

2.3

...

3.3

...

4.3

...

SPPCTRL_GPIO_DRV_IOH_3300_IOL_3300UA

...

3.4

...

4.9

...

6.5

...

SPPCTRL_GPIO_DRV_IOH_4900_IOL_5000UA

...

4.5

...

6.6

...

8.6

...

SPPCTRL_GPIO_DRV_IOH_6600_IOL_6600UA

...

5.7

...

8.2

...

10.8

...

SPPCTRL_GPIO_DRV_IOH_8200_IOL_8300UA

...

6.8

...

9.9

...

13.0

...

SPPCTRL_GPIO_DRV_IOH_9900_IOL_9900UA

...

7.9

...

11.5

...

15.1

...

SPPCTRL_GPIO_DRV_IOH_11500_IOL_11600UA

...

9.0

...

13.1

...

17.2

...

SPPCTRL_GPIO_DRV_IOH_13100_IOL_13200UA

...

10.2

...

14.8

...

19.4

...

SPPCTRL_GPIO_DRV_IOH_14800_IOL_14800UA

...

11.3

...

16.4

...

21.6

...

SPPCTRL_GPIO_DRV_IOH_16400_IOL_16500UA

...

12.4

...

18.1

...

23.7

...

SPPCTRL_GPIO_DRV_IOH_18100_IOL_18100UA

...

13.5

...

19.6

...

25.8

...

SPPCTRL_GPIO_DRV_IOH_19600_IOL_19700UA

...

14.7

...

21.3

...

28.0

...

SPPCTRL_GPIO_DRV_IOH_21300_IOL_21400UA

...

15.8

...

22.9

...

30.1

...

SPPCTRL_GPIO_DRV_IOH_22900_IOL_23000UA

...

16.9

...

24.6

...

32.3

...

SPPCTRL_GPIO_DRV_IOH_24600_IOL_24600UA

...

Sink current (mA) for GPIO

...

Min Value

...

Typical Value

...

Max Value

...

MACRO

...

0.7

...

1.1

...

1.6

...

SPPCTRL_GPIO_DRV_IOH_1100_IOL_1100UA

...

1.1

...

1.7

...

2.3

...

SPPCTRL_GPIO_DRV_IOH_1600_IOL_1700UA

...

2.1

...

3.3

...

4.7

...

SPPCTRL_GPIO_DRV_IOH_3300_IOL_3300UA

...

3.2

...

5.0

...

7.0

...

SPPCTRL_GPIO_DRV_IOH_4900_IOL_5000UA

...

4.2

...

6.6

...

9.3

...

SPPCTRL_GPIO_DRV_IOH_6600_IOL_6600UA

...

5.3

...

8.3

...

11.7

...

SPPCTRL_GPIO_DRV_IOH_8200_IOL_8300UA

...

6.3

...

9.9

...

13.9

...

SPPCTRL_GPIO_DRV_IOH_9900_IOL_9900UA

...

7.4

...

11.6

...

16.2

...

SPPCTRL_GPIO_DRV_IOH_11500_IOL_11600UA

...

8.4

...

13.2

...

18.5

...

SPPCTRL_GPIO_DRV_IOH_13100_IOL_13200UA

...

9.4

...

14.8

...

20.8

...

SPPCTRL_GPIO_DRV_IOH_14800_IOL_14800UA

...

10.5

...

16.5

...

23.1

...

SPPCTRL_GPIO_DRV_IOH_16400_IOL_16500UA

...

11.5

...

18.1

...

12. UART1 with typical drive source current 15.2mA (Min: 5.6mA, Max: 29.7mA) for DVIO.

uart1_pins: pinmux_uart1-pins {
    function = "UART1";
    groups = "UART1_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

13. UART2 with typical drive source current 15.2mA (Min: 5.6mA, Max: 29.7mA) for DVIO.

uart2_pins: pinmux_uart2-pins {
    function = "UART2";
    groups = "UART2_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

14. UART3 with typical drive source current 15.2mA (Min: 5.6mA, Max: 29.7mA) for DVIO.

uart3_pins: pinmux_uart3-pins {
    function = "UART3";
    groups = "UART3_X1";
    drive-strength-microamp = <SPPCTRL_DVIO_DRV_IOH_15200_IOL_18700UA>;
};

15. UADBG with typical drive source current 6.6mA (Min: 4.5mA, Max: 8.6mA) for GPIO.

uadbg_pins: pinmux_uadbg-pins {
    function = "UADBG";
    groups = "UADBG";
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_6600_IOL_6600UA>;
};

16. UART6 with typical drive source current 6.6mA (Min: 4.5mA, Max: 8.6mA) for GPIO.

uart6_pins: pinmux_uart6-pins {
    function = "UART6";
    groups = "UART6_X1";
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_6600_IOL_6600UA>;
};

17. UART7 with typical drive source current 6.6mA (Min: 4.5mA, Max: 8.6mA) for GPIO.

uart7_pins: pinmux_uart7-pins {
    function = "UART7";
    groups = "UART7";
    drive-strength-microamp = <SPPCTRL_GPIO_DRV_IOH_6600_IOL_6600UA>;
};

Refer to Driving-strength Table of GPIO and Driving-strength Table of DVIO in Appendix.

Appendix

List of Support Properties

Driving-strength Table of GPIO