Appendix Plus1 7021 SOC IP project development example

This appendix collects and organizes 4 IP design and verification cases based on the Plus1 7021 SOC platform for users' reference. It aims to help users to become more familiar with the use of this platform. The following introduction:

Open

1.SP7021 SOC platform LOOPBACK self-test experiment

2. SPI FLASH Controller IP design:

3. Full duplex asynchronous serial communication UART controller IP design

4. Open source RISC-V CPU core design practice

Suitable for

• Experienced digital design engineer

• Senior undergraduates and graduates in the electronics major at school

• On-the-job engineers who intend to enter the digital IC design industry