Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Field Name

Bit

Access

Description

reserved31:0RORESERVED



196.6 Debug register (osd bus monitor lreserved)
Address: 0x9C006218
Reset: 0x0

...

Field Name

Bit

Access

Description

MON TAREGT BUS DATA Lreserved31:0RO

Shown BUS data [31:0].Setting by ADDR.9 and
ADDR.10

Debug Register 需要嗎 ?RESERVED


196.7 Debug register (osd bus monitor hreserved)
Address: 0x9C00621C

Reset: 0x0

...

Field Name

Bit

Access

Description

MON TAREGT BUS DATA Hreserved31:0RO

Shown BUS data [63:32].Setting by ADDR.9 and
ADDR.10

Debug Register 需要嗎 ?

RESERVED


196.8 OSD Request Control Register (osd req ctrl)
Address: 0x9C006220
Reset: 0x0000 8020


Field Name

Bit

Access

Description

reserved31:16RORESERVED
OSD urg regu en15RWosd vblank urgent regulator function enable
reserved14:9RORESERVED
OSD urg th8:0RWosd fifo urgent threshold
0x1FF..0x100: always urgent
0x0: no urgent request
other: urgent when the fifo-grant-count smaller than this value unit: 32bytes, bit[1:0] will be discarded



196.9 Debug register (osd debug cmd lockreserved)
Address: 0x9C006224
Reset: 0x0


Field Name

Bit

Access

Description

reserved31:16RORESERVED

CMD NUM LOCK DATAreserved

15:0

RW

Select which DRAM data would be caught to ADDR.22 ADDR.25

Set 0 means to catch DRAM data of 1st command.

To use this feature with ADDR.10

Debug Register 需要嗎 ?RESERVED



196.10 Debug register (osd debug burst lockreserved)
Address: 0x9C006228
Reset: 0x0


Field Name

Bit

Access

Description

reserved31:6RORESERVED
BURST NUM LOCK DATAreserved5:0RW

Select which DRAM data would be caught to
ADDR.22 ADDR.25
Set 0 means to catch DRAM data of 1st burst. To use this feature with ADDR.9

Debug Register 需要嗎 ?

RESERVED



196.11 Debug register (osd debug xlen lockreserved)
Address: 0x9C00622C

Reset: 0x0


Field Name

Bit

Access

Description

reserved31:13RORESERVED
PIX CNT LOCK LBreserved

12:0

RW

Define when the LB information would be shown in ADDR.26[9:0]

This reigster means OSD ouput pixel counter.

To use this feature with ADDR.12

Debug Register 需要嗎 ?RESERVED



196.12 Debug register (osd debug ylen lockreserved)
Address: 0x9C006230
Reset: 0x0


Field

...

LINE CNT LOCK LB

Field Name

Bit

Access

Description

reserved31:12RORESERVED

reserved

11:0

RW

Define when the LB information would be shown in ADDR.26[9:0]

This reigster means OSD ouput line counter.

To use this feature with ADDR.11

Debug Register 需要嗎 ?

RESERVED



196.13 Debug register (osd debug queue lock)
Address: 0x9C006234
Reset: 0x0


...

Field Name

Bit

Access

Description

reserved31:28RORESERVED
OSD NON FETCH LEN327:16RWVertical length of non-fetching region 3
reserved15:12RORESERVED
OSD NON FETCH ST311:0RWVertical start position of non-fetching region 3



196.26 Debug register (osd bus statusreserved)
Address: 0x9C006268
Reset: 0x0
Debug Register 需要嗎 ?


Field Name

Bit

Access

Description

reserved31:14RORESERVED

MON FRAME END LB ERROR reserved 

13

RUW

Display done, LB still exist data

MON FRAME END BUS ERRORRESERVED

reserved

12

RUW

Display done, BUS still exist uncompleted handshakingRESERVED

reserved

11:10

RO

RESERVED

MON TARGET LB DEPTHreserved

9:0

RUW

Shown the status of LB depth by setting ADDR.11 and
ADDR12RESERVED



196.27 OSD 3D h offset (osd 3d h offset)
Address: 0x9C00626C

...

Field Name

Bit

Access

Description

reserved31:4RORESERVED

VINT SRC DECIMATION

3:2

RW

VINT src decimation
0x0: None (default)
0x1: 1/2
0x2: 1/4
Other: None

HINT SRC DECIMATION

1:0

RW

HINT src decimation
0x0: None (default)
0x1: 1/2
Other: None



196.30 Debug register (osd bus time 0reserved)
Address: 0x9C006278
Reset: 0x0
Debug Register 需要嗎 ?


Field Name

Bit

Access

Description

reserved

31:16

RO

RESERVED

BUS REQ GNT CYCLEreserved

15:0 

RUW

Slowest clock cycle of REQ to GNT
unit: DISP clock cycleRESERVED



196.31 Debug register (osd mbus time 1reserved)
Address: 0x9C00627C

Reset: 0x0
Debug Register 需要嗎 ?


Field Name

Bit

Access

Description

reserved

31:16

RO

RESERVED

BUS GNT DOE CYCLEreserved

15:0 

RUW

Slowest clock cycle of GNT to DONE
unit: DISP clock cycleRESERVED




RGST Table Group 199 VPOST: Video Post

199.0 VPOST Config Register 1 (vpost config1)
Address: 0x9C006380
Reset: 0x1000


...